TXT

JUDGE

By Elizabeth Wright,2014-10-25 05:33
19 views 0
library ieee; use ieee.std_logic_1164.all; use ieee.std_logic_arith.all; use ieee.std_logic_unsigned.all; entity judge is port(a,b:in std_logic_vector(6 downto 0); agree1,oppose1,abstain1,invalid1:out std_logic_vector(2 downto 0)); end judge; architecture one of judge is begin process(a,b) variable cnt1,cnt2,cnt3,cnt4:std_logic_vector(2 downto 0); begin cnt1:="0..
null

Report this document

For any questions or suggestions please email
cust-service@docsford.com